



# 1/4" HD Bayer CMOS Image Sensor with 1280x720 Pixel Array

## PS7100K

Rev 0.0

Last Update : 23.Jun. 2017

6th Floor, 105, Gwanggyo-ro, Yeongtong-gu, Suwon-si, Gyeonggi-do, 443-270, Korea  
TEL +82-31-888-5300 | FAX +82-31-888-5370

**Copyright 2017. Pixelplus Co., Ltd.**  
**ALL RIGHTS RESERVED**

## ▶ Features

- ▷ 1296 x 736 Effective pixel array with RGB bayer color filters and micro-lens
- ▷ Support Output format
  - 10 bit RGB bayer
- ▷ Interface
  - 10 bit Digital parallel
- ▷ Auto black level compensation
- ▷ White balance gain
- ▷ Programmable frame size, frame rate, Window size, image orientation and exposure
- ▷ Horizontal / Vertical mirroring and cropping
- ▷ External synchronization support (Genlock)
- ▷ Chip address selection PAD
- ▷ Software Reset
- ▷ On-chip Phase Locked Loop (PLL)
- ▷ I2C Interface support
- ▷ 40 CSP Package type supports

<b>Pixel Size</b>	2.80 um x 2.80 um
<b>Effective Pixel Array</b>	1296 (H) x 736 (V)
<b>Effective Image Area</b>	3.689 mm x 2.061 mm
<b>Optical Format</b>	1/4 inch
<b>Input Clock frequency</b>	4 ~ 27Mhz
<b>Max. Frame Rate</b>	60 fps
<b>Dark Signal</b>	TBD [mV/sec] @ 60°C
<b>Sensitivity</b>	TBD [V/Lux.sec]
<b>Power Supply</b>	HVDD : 1.8 ~ 3.3V AVDD : 3.3V PLVDD : 3.3V
<b>Power Consumption</b>	TBD mW @ Dynamic TBD uW @ Standby
<b>Operating Temp.</b> (Fully Functional Temp)	-40 ~ 105 [°C]
<b>Dynamic Range</b>	TBD [dB]
<b>SNR</b>	TBD [dB]

[Table 1] Typical Parameters


### ▶ Signal Environment

Due to having intolerable input pads, the input signal must have HVDD power level for stable operation. If the power of input signal is higher than the recommended level, leakage current may flow via short circuit path in the input pads.

### ▶ Chip Architecture

PS7100K has 1296 x 736 effective pixel array and includes column/row driver circuits for reading out pixel data progressively. CDS circuit reduces noise generated from various sources, which mainly are resulted from process variations. Pixel output level is compared with the reset level of the pixel, and the difference between the two levels is sampled, thus reducing fixed error signal level. Each of R, G, B pixel output can be multiplied by different gain factors to balance the color of images in various light conditions. The analog signals are converted into digital data one line at a time and each line data is streamed out column by column. The Bayer RGB data is passed through a sequence of image signal processing to produce bayer output data. PS7100K supports several output interfaces such as 10-bit parallel.

Control of internal functions or output signal timings is achieved by modifying registers directly through 2-wire serial interface called I2C.



[Fig. 1] Block Diagram



6th Floor, 105, Gwanggyo-ro, Yeongtong-gu, Suwon-si, Gyeonggi-do, 443-270, Korea  
TEL +82-31-888-5300 | FAX +82-31-888-5370